View IPS401-05I-SO_4844763.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 1 / 18 part no. rohs/ pb-free package temperature range ips401-05c-d -g-lf 8-pin pdip 0 c , +70 c commercial ips401-05i-d -g-lf 8-pin pdip -40 c, +85 c industrial ips401-05c-so -g-lf 8-pin soic 0 c, +70 c commercial IPS401-05I-SO -g-lf 8-pin soic -40 c, +85 c industrial for detailed ordering information, see page 17 ? ? r r e e v v i i s s i i o o n n 1 1 1 1 ? ? introduction description the ips401 is the world?s first white led controller capable of driving one or more strings of up to 120 leds in series with high efficiency and power factor correction. the ips401 is the forerunner of a series of ics which will provide a means of implementing high efficiency, long life, and reliable lighting systems for public buildings, industry, homes, transportation systems and secure installations. it is also the ultimate solution for rgb backlighting, flat panel display backlighting and automotive long life lighting and energy saving requirements. safety features of the ips401 include over voltage and over current protection. a host of novel features such as self-oscillating and continuous mode of operation, pfc capability together with exceptionally low power dissipation make the ips401 a truly breakthrough product which will establish standards fo r future ?green? lighting technology. in addition to the compliance with power factor and line harmonics regulations, using a pfc offers other advantages like: ? reducing the utility bill by making the actual power drawn from the line almost equal to the apparent power paid to the utility company ? allowing more power to be drawn from the wall outlet or line circuit breaker without exceeding the limits set by ul or other safety agencies. ordering information features ? unique self oscillating with optimized pfc controller able to drive hundreds of white led diodes, typically 120 to 1,000 from an ac source, 10 to several hundreds from a dc source. ? 12vdc to 265v ac sources and beyond ? constant current led operation for maximum led brightness, maximum life and reliability ? built-in multiplier supports near unity power factor and low harmonic distortion ? high-efficiency > 95% to save power and reduce heat dissipation ? self oscillating with jitter and optimum continuous current mode to reduce harmonics, improve emi and efficiency ? led current control and overvoltage protection ? led intensity is application programmable or dimmable ? minimum design cycle with low component count solutions ? no need for electrolytic capacitors in most applications. applications ? ac/dc led driver applications ? dc/dc led driver applications ? rgb backlighting ? backlighting of lcd and pdp panels ? led signs ? led decoration ? automotive applications ? road signs, traffic lights pin configuration: dip-8 / soic-8 in-plug ? series: i i p p s s 4 4 0 0 1 1 h h i i g g h h e e f f f f i i c c i i e e n n c c y y , , h h i i g g h h p p o o w w e e r r f f a a c c t t o o r r , , u u n n i i v v e e r r s s a a l l h h i i g g h h b b r r i i g g h h t t n n e e s s s s w w h h i i t t e e l l e e d d c c o o n n t t r r o o l l l l e e r r comp is ledsense vcc vline bypass gdrive gnd ips401 1 45 8
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 2 / 18 basic application schematics figure 1 figure 2 note: see page 11 for topology selection c3 3 1 4 2 br1 ac in q1 nmosfet gnd 1 is 2 gdrv 3 vline 4 bypass 8 comp 7 ledsns 6 vcc 5 u2 ips401 d1 d2 d3 d4 r1 c1 c2 c4 d5 led r2 r3 r4 r5 r6 d6 d7 d8 c5 c6 d9 d10 led d11 led d12 led d13 led d14 led d15 led d16 led d17 led d18 led d19 led d20 led d21 led d22 led d23 led d24 led d25 led d26 led r7 r8 r9 c7 overvoltage protection rs str i ng curr ent sensi ng dimming mul ti pl e str i ng s of 50 x 100mw whi te leds flyback topology c8 input dimming tr 1 transf- 1p1b1s bias winding flyback topology boost topology c3 3 1 4 2 br1 ac in q1 nmosfet gnd 1 is 2 gdrv 3 vline 4 bypass 8 comp 7 ledsns 6 vcc 5 u2 ips401 tr1 inductor with bias d1 d2 d3 d4 r1 c1 c2 c4 d5 led r2 r3 r4 r5 r6 d6 d7 d8 c5 c6 d9 d10 led d11 led d12 led d13 led d14 led d15 led d16 led d17 led d18 led d19 led d20 led d21 led d22 led d23 led d24 led d25 led d26 led r7 r8 r9 c7 overvoltage protection rs str ing curr ent sensi ng di mming mul ti pl e stri ngs of 125 x 100mw whi te leds boost topology c8 input dimming
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 3 / 18 functional block diagram figure 3 pin description number name description 1gnd ground pin. this pin must be connected to the general ground. 2is inductor current sensing pin. this pin is used to measure the current flowing through the inductor which is forced to be proportional to the instant ac line voltage. the power mosfet is automatically driven in a self-oscillating mode to restart a new cycle when the current in the inductor has dropped below half of its peak value. 3 gdrive mosfet gate drive pin. the internal buffer connected to this pi n can drive a broad variety of power mosfets and igbts. a series resistor is sometimes added to improve the emi signature. 4vline ac voltage pin. this pin is used to sense the instantaneous ac line voltage through a series resistor that performs a voltage to current conversion. this forces the peak current in the inductor to be proportional to the instant ac line voltage. 5 vcc ic supply pin. the circuit contains a shunt regulator that behaves like a 10v zener. during start-up the ic draws very little current. operations start when the ?zener? value is reached and stop should the vcc voltage becomes less than approximately 8v. 6 ledsense led voltage feedback input pin. negative feedback of the voltage error am plifier which positive input is internally connected to a 0.50v trimmed reference. it is used to regulate the voltage across the storage output capacitor to a value slightly above the maximum line peak voltage. 7comp voltage loop compensation pin. this output of the voltage error amplifier is used for loop feedback compensation purposes. 8 bypass constant loop gain capacitor pin. the bypass capacitor connected between th is pin & gnd helps maintain the loop gain constant at different line voltages thus preventing loop instabilities which could occur with other arrangements. ref ledsns bypass gnd gdrv is ips401 ban dgap regulator trimmed vcc v line comp 3 5 _ + voltag e error amplifier 2 4 1 6 78 & internal bias in t. bia s _ + _ + voff von control logic driver on off 2.14v v to i line current sense
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 4 / 18 introduction: the ips401 is based on the ips101 core technology. it has all the qualities of aai?s pfc controller with low component count and a self-oscillating mode for low emi a nd low switching losses, but it has been optimized for driving multi-led strings or arrays, meeting high-brightness, high number of white led control requirements . . i i t t offers the same key features of its predecessor but in mo st applications does not requi re input and output electrolytic capacitors. operating description: 3-input current multiplier: the ips401controller incorporates a 3-input current-mode mu ltiplier that monitors a constant loop gain and ensures a good stability and response over a broad range of input ac voltages and output loads. it also forces the current drawn from the ac line to be proportional to the instant line voltage thus resulting in a power factor close to unity. this ensures to pass the ac line harmonic limits of th e en61000-3-2 standard for class c equipment with all application requirements. voltage error amplifier: the ips401 includes a voltage error amplifier between pin 6 and pin 7. it?s non-inverting input is connected to an internally trimmed 0.50v reference. its output connected to pin 7, is internally connected to a v-to-i converter/multiplier. as indicated in the typical application schematic of figure 1, pin 6 and pin 7 are used for the following purposes: (a) dc output overvoltage protection: - the output dc voltage is set by the number and volta ge characteristics of the out put led diodes in series. - the number of zener diodes involved in the overvoltage protection circuitry is determined by vz min > vout (b) loop feedback, linear dimming, pwm dimming. (c) the loop feedback compensation network r1, c1, c2 (see fig. 1) provides a suitable network for most applications. more complicated schemes are possible fo r demanding applications where transient response is paramount. mosfet current control: the recommended use of the ips401 is in a non-isolated boost converter operating from raw rectified ac voltage. the fet, diode, and boost inductor generate a regulated output voltage that exceeds the peak voltage of the ac input voltage. the maximum current increases with increasing output power demand. once vcc is established, the control logic turns the mosfet on. the current in th e inductor and mosfet is sensed by re sistor r9. the output power of the circuit is determined by the value of this current. when the current reaches the peak value set by the inte rnal multiplier circuit, the mo sfet is switched off and the current in the inductor decreases as it's energy is dum ped into the output capacitor and load leds. in the recommended application circuit, the inductor current decreas es to zero, at which time the control logic turns the mosfet on again. the system is therefore self-oscillating a nd does not require a dedicated oscillator. note that the frequency varies with input voltage and output load, but: - the frequency variation is low (less than 2:1). - the frequency variation helps to reduce conducted emi. - the frequency decreases with increasing load . lower frequency implies higher efficiency. mosfet driver: the mosfet driver has been sized to be capable of dr iving power mosfets featuring a total gate charge up to 80nc. due to the continuous mode of operations of the inducto r, the mosfet must be driven with a reasonably (but not excessively) low impedance, to minimize switching losse s at both turn-on and turn-off without generating too excessive emi. in term of ron, the driver?s output devices are as follow:
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 5 / 18 - p-channel ron: 30 typical - n-channel ron: 20 typical a series resistor r3 on pin3 should be added to further reduce emi and minimize the noise injection which could result from miller-capacitance kick-b ack during transient conditions. examples of suitable mosfets: - ixys polarht ? and polar hv ? mosfet series: ixty1r4n 60p, ixty2n60p, ixty3n60p - fairchild mosfet series: fqpf1n60, fqpf 2n60, fqpf 3n60. - infineon coolmos tm series: spd01n60s5, spd02n60s5, spd03n60s5. - motorola mosfet series: mtp1n60, mtp2n60, mtp3n60. - sgs-thomson mosfet series: std1nb60, std2nb60, std3nb60. etc? note: due to the rapid evolution of mosfe t technologies, please check for current models when designing a new smps. polarht ? and polar hv ? are trademarks of ixys corporation. coolmos tm is a trademark of infineon. thermal shutdown: an internal temperature sensing protection circuit disabl es the mosfet gate drive when the temperature exceeds a typical value of 150 c. this circuit has sufficient hysteresis to prev ent relaxation. normal operations therefore only resume when the junction temperat ure has dropped below approximately 120c. shunt bandgap regulator: the ips401 internal trimmed bandgap shunt regulator behaves like a 10v zener but also provides the 0.50v reference for the voltage error amplifier, and the various internal bias current and voltages required by the different blocks. during start-up, the current consumption in the regulator is very low, typically 100 a, allowing many possible schemes to power the ips401. once the ?zener? value is reached, the mosfet gate drive is enabled and normal operation starts. when enabled, the typical chip consumption is 660 a plus the current necessary to drive the mosfet which depends on the mosfet?s total gate ch arge and the frequency of operation (linked to l1 inductance value). the vcc voltage is allowed to drop below the ?zener? valu e during normal operations but the circuit will reset itself and re-enter start-up mode should the vcc drop below approximately 8 volts. the shunt regulator is sized to handle up to 50ma, whic h is especially useful to power the ips401 with few components only. be careful however not to exceed the package rated power dissipation (see table p7). electrical characteristics absolute maximum rating characteristics value units shunt regulator max i cc non-repetitive current (pin 5) - see fig 7- 60 ma peak drive output current (pin7) source=100, sink=200 ma isense input voltage (pin 2) 0 / - 10 v vline maximum input current (pin4) 700 a junction to case thermal resistance r j-c pdil = 42, soic = 45 junction to pcb thermal resistance r j-a pdil = 125, soic =155 c / w power dissipation for t a <= 70c pdil = 640, soic = 500 mw operating junction temperature - 40 to 150 storage temperature range - 55 to 150 lead temperature (3 mm from case for 5 sec.) 260 c
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 6 / 18 parameter test conditions parameters units @ 25c unless specified min. typ. max. supply, bias & circuit protection shunt regulator voltage (v cc ) icc = 10 ma 9.7 10.0 10.3 v shunt regulator dynamic resistance 1 to 30 ma 2 4 6 shunt regulator peak repetitive current (i cc ) --50 ma start-up current (i cc ) - 100 150 ? under voltage lock-out (v cc )v cc ? 2.1 v cc - 1.8 v cc - 1.4 v min i cc to ensure continuous operation 4a, 600v, 20 nc mosfet , l= 7 mh -3- ma thermal shutdown trip temperature - 150 - c multiplier maximum operating voltage across is resistor (r9) see note2 -1.3 -1.2 -1.1 v comp voltage range 0 - 3 v vline input current operating range i cc = 1 to 10 ma temp = 0 to 70c 20 - 600 a bypass capacitor (pin8) - 1 - f error amplifier reference voltage icc = 10 ma 0.48 0.50 0.52 v open loop gain - 85 - db 3 db response - 200 - hz output impedance - 30 - k p & n outputs to mosfet gate p gate driver saturation 10 ma (source) - 0.3 0.5 v n gate driver saturation 10 ma (sink) - 0.2 0.35 v gate pull-down resistor (internal) 30 45 65 k pdrive rise time (10% to 90%) 390 pf load - 100 200 ns ndrive fall time (10% to 90%) 390 pf load - 50 100 ns max recommended total external mosfet charge --50 nc note1: electrical parameters, although guaranteed , are not all 100% tested in production. note2: to avoid damage to pin 2 by the in-rush current, size r2 to limit the input current into the ic to 30ma. 1kohm to 33kohm are suitable values for most applications.
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 7 / 18 figure 4: shunt regulator icc current 0 20 40 60 80 100 120 140 02468101214 vcc icc figure 5: vcc drift over temperature 10.06 10.08 10.1 10.12 10.14 10.16 10.18 10.2 -30 -10 10 30 50 70 90 110 130 temperature (c) icc (ma) icc=30ma icc=10ma figure 6: 0.5v reference drift over temperature 0.4760 0.4800 0.4840 0.4880 0.4920 0.4960 0.5000 -30 -10 10 30 50 70 90 110 130 temperature (degrees c) vref (volts) icc=10ma icc=30ma
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 8 / 18 application information the ips401 is intended for use as an led controller in non-isolated applications directly connected to the ac line. it operates as a boost-converter that controls output current rather than voltage. constant current ensures controlled brightness and consistent spectral output from the leds. powering the chip (pin 5 ? vcc, pin 1 ? gnd) the vcc pin acts like a 10v zener. the chip requires about 100ua to start and about 660 ua to operate. this does not include the current used to drive the gate of the fet. the recommended value of startup resistor r6 is 750k ohms. this will provide the 100ua of startup current when the input is above 750k x 100ua = 75 volts. using a value of 47uf for vcc capacitor c5 should give sufficient holdup ti me for the chip to begin operating before the bias winding on the boost inductor begins supplying power. note that the frequency and duty-cycle on the bias winding will vary as the driver follows the input voltage. the polarity of the bias winding does not matter if connected as shown in the application schematic. the suggested values for the bias supply components are c4 = 4.7nf, d7/d8 = 1n4148, and r4 =100 ohms. the current consumption during normal operation is 660 microamps maximum plus the gate drive current. during debug, it can be helpful to do testing with power supp lied to the chip from a lab power supply. it is suggested that pcb designs have a place to connect clips to the vcc and gnd traces to facilitate this. it is important that an external supply connected in this way be set in ?constant current? or ?current limited? mode. typical settings are 10 milliamps and 12 volts. ac line sense (pin 4 ? vline) the amplitude of the rectified ac input is sensed through dropping resistor r5. the suggested value for r5 is 820k for wide input range (85-265vac) applications. the input impedance of the vline pin is about 20k ohms (plus two diode drops) to ground. gate drive (pin 3 ? gdrv) the gdrv pin switches between vcc and gnd with about 30 ohms resistance to vcc and about 20 ohms resistance to gnd. a series resistor between this pin and the gate of the fet of about 100 ohms is suggested to control the turn-on and turn-off speed of the fet and thereby reduce the conducted and radiated emi. generally, a higher resistor value means slower switching of the fet, lower efficiency, lower emi, and higher fet losses (more fet cooling needed). figure 7: start-up current drift over temperature 0 20 40 60 80 100 120 140 160 -30 -10 10 30 50 70 90 110 temperature (c) start-up icc ( a)
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 9 / 18 rolloff (pin 8 ? bypass) a capacitor connected between the bypass pin and gnd is used to create a voltage which allows the chip to sense the peak/rms input voltage and adjust on and off times of the gdrv pin so as to maintain a constant current for the leds. the suggested value of this capacitor is 1uf, with a 16v or greater rating. current sense (pin 2 ? is) a low-value resistor r9 is used in the application to sense the inductor current. the voltage across this resistor is sensed through resistor r2 from the is pin to r9. note that resistor r9 is not sensing just the fet current. also note that in the voltage being generated is a negative voltage, below gnd level. the waveform will be a sawtooth, with an inductive ramp in both directions. the suggested se ries sense resistor r2 value is 1k ohms r9 should be sized to give a peak voltage of about -1.2 volts. as a conceptual guide, two simulation results showing the voltage across r9 are shown below. vertical is the voltage and horizontal is time. the time scale is different between the two pictures. the first picture shows the ?critical conduction? mode nature of the design, where the current goes between a peak value and zero (zero volts being the first major horizontal grid line from the top). the second picture shows that the peak current follows the rectified ac line. in an actual circuit, the waveform would have switching noise superimposed on it. a small capacitor from is to gnd (where c x r2 << t) may be useful to improve the circuit behavior. note that the is pin is used to determine both when the peak current has been reached and the fet should be turned off, and, when the current has reached zero and the fet should be turned on. fig. 8 fig. 9 led current sense and compensation (pin 6 ? ledsns, pin 7 - comp) two capacitors and a resistor (c1, c2, and r1 shown in fig.10 ) provide a network around the feedback amplifier located inside the chip to stabilize the system performance. recommended values are c1 = 100nf, c2 = 220nf, and r1 = 24k ohms. the led current is sensed through a sense resistor (rs in fig. 1 and fig. 2 page 2) and fedback to ledsns through resistor r1. the sense resistor rs should have a value of 0.50 volts divided by the desired peak string diode current. the application circuit (fig.10) also shows a suggest ed method for implementing output overvoltage protection by connecting a zener diode (or string of diodes) from the output to the led current sense point. if the output voltage was to exceed the breakdown voltage of the zener, this will pull-up the led current sense voltage and shut-off the gate drive.
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 10 / 18 fig. 10 dimming options: this section describes the dimming options and the co mponents included in the associated ?dimming? block as shown in fig. 11. linear dimming a dc power supply connected through a 1n4148 diode and 100k resistor to the ledsns input (pin 5) and ramped from 0 to 10 volts will provide a fairly good dimming function. there is no effect until the voltage is above 0.50 volts, but it is gradual after that. an improvement would be to add a buffer operational amplifier with an offset, running off vcc. this would allow for a 0 to 5 volt linear control with low offset. the series resistor value needs to be chosen with more scrutiny to get full utilization of the voltage control range. pwm dimming changing the resistor to 24k ohms allows for fairly good pwm input control. the resistor is smaller since the pwm only goes to 5v. tuning the series resistor value here would also be necessary for full range control. typical dimming frequency range 50hz ? 500hz fig. 11 r10 100k d27 1n4148 linear dimming to ledsns input r10 24k d27 1n4148 pwm dimming to ledsns input
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 11 / 18 isolated pwm dimming an optoisolator and two resistors connected as shown below would bring very good results. r10 resistor value must be selected, chosen to limit the input current to a reasonable value, 24kohm seems very reasonable. r11 resistor value is selected to achieve 100% dimming. this resist or value would be in the range of 50k to 100k. any application using this approach will need to test that there not an on-off blinking problem due to the chip power being too low when the leds are off. typical dimming frequency range 50hz ? 500hz other application suggestions selection of the suitable topology: boost vs flyback to make a decision, the user will have to consider the following requirements: - number of leds per string (number of leds x threshold voltage of each led) - input peak voltage (peak rectified ac) - dimming requirement (full dimming may require t he output voltage to be below the peak input voltage) the boost topology is the solution of choice for applicat ions when the output dc voltage always remains above the peak input dc voltage and avoids the direct conduction of d6 (see fig. 1 or fig.13). it is the preferred solution for simplicity, efficiency and cost effectiveness. the flyback topology is the solution of choice when the dc output voltage needs to be below the peak input voltage. (see fig. 2). for more details please refer to application note an-ips-07 ?flyback topology ips401 led controller provides high power factor, low in rush current and good efficiency?. input capacitance in order to have a good power factor, the rectified input voltage needs to follow the line voltage closely. the c3 capacitor shown in the application circuit is a small value, present only for emi reasons. a rule of 0.01uf/watt is suggested to correctly size c3. output capacitance the output capacitor c7 helps to maintain constant led brightness. the suggested value is 0.1 uf per watt (i.e. for a 60 watt application, 6.8 uf would be a good starting point in the design). if good power factor correction is required, up to 1uf/watt should be anticipated. inductor sizing the rising and falling ramp of inductor current to a first appr oximation is given by the following equations, where vin is the instantaneous input voltage, l is the boost inductor value, vo is the output voltage, and ipk is the peak inductor current: i(t) = vin x t / l [fet on] i(t) = -(vout ? vin) x t / l [fet off] the on and off times for the switch are therefore: r10 24k pwm dimming to ledsns input u1 opto- npn r11 82k to ips401 vcc isolated
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 12 / 18 ton = l x ipk/vin toff = l x ipk/ (vo ? vin) t (switching period) = ton + toff the peak inductor current occurs at minimum input ac voltage. if the output power is p, then the maximum ipk is: ipk,max = 2.828 x p /vac,rms,min in most applications, it is desirable to keep the switching frequency above the audio range (for user comfort) but as low as possible (for efficiency). 25khz gives a value fo r t of 40 usec. the above equations allow for computing the inductance and current rating for the boost inductor. the figure below shows the relationship between the inductor current and fet gate drive. fet switch and diode the above determination of ipk gives a good sizing for the minimum current ratings for the fet and boost diode. the diode reverse voltage rating and the fet voltage rating need to be greater than the output voltage, which needs to be greater than the peak input voltage at maximum vac input. fig. 12
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 13 / 18 40watt application sche matic: ips401 white led driver powering 3 rows of 125 x 100mw hb leds (vin = 100v/220v ac) fig. 13 the application shown in fig. 13 is typical of large pdp or lcd panel backlighting control. the requirement is perfectly suited for a boost converter topology, where the ips401 brings the simplest, highest-efficiency, highest power factor and cost-effective solution. the load, limited to 3 strings of 125 hb leds requires only to deliver 40w of continuous power on a typical 400v dc/current regulated rail from a wide range mains. but the number of strings could be easily extended by a factor of 10 as the ips401 would efficiently deliver an output power up to 500w should some components such as tr1 (inductor), q1 (mosfet), d6 (output diode) be sized accordingly. the above function is available for demonstration in aai?s ips-dk401 demokit. please contact sales ( sales@asicadvantage.com ) for availability and pricing. c3 0.22uf 450vac 3 1 4 2 br1 ac in q1 nmosfet 4n60 gnd 1 is 2 gdrv 3 vline 4 bypass 8 comp 7 ledsns 6 vcc 5 u2 ips401 tr1 inductor with bias d1 150v d2 150v d3 150v r1 24k c1 0.015uf c4 4700pf d5 led r2 1k r3 100 r4 100 r5 820k r6 750k d6 ultra fast fr 804 d7 d8 2 x 1n4148 c5 47uf 16v c6 1uf d9 1n 4148 d10 led d11 led d12 led d13 led d14 led d15 led d16 led d17 led d18 led d19 led d20 led d21 led d22 led d23 led d24 led d25 led d26 led r7 16 r8 16 r9 3 / 2w overvoltage protection r9 16 string c urr ent sensing dimming thr ee str i ng s of 125 x 100mw whi te leds bo os t top olog y c8 100pf input 100 / 220v ac gnd r10 300k c9 1uf c2 100pf q2 ztx549 c10 0.01uf 500v r11 1m d4 1n 4148 r12 24k r13 200 d28 schottky r14 200 d29 schottky r15 200 d30 schottky + c7 47uf r16 10k d32 1n 4148
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 14 / 18 design overview: the basic operation of the driver section is a boost conver ter, taking the rectified input line voltage and converting it into a constant current into the leds. it has been sized to control up to three led boards involving 125 leds each. each led drops about 3.2 volts, for a total of 400 volts. the peak input voltage is 265vac x 1.414 = 375 volts. this boost configuration can only provide an output voltage greater than the input peak voltage. for applications which might want to run shorter strings of lamps, a different architecture suitable for lower output voltages must be anticipated : 1) different transformer coupled arrangement. (the turns ratio inside the boost inductor should be decreased proportionately) 2) reduction of the protection zener voltages presently sized for 450v. 3) reduction of r6 according to target and to respect a start-up current of min.140ua. note : in places like the usa and japan where the utility voltage is in the low range (100-120 vac), it would be possible to operate with shorter strings of leds and retain the basic boost topology. design options : auto-isolating soft start aai has selected a soft start approach which isolates itself from the feedback once the driver is up and running, but requires some more parts than a simple soft start that can pose problems in case of partial loads. it consists of four parts (c10 , r11, d4, r12). the capacitor is used to sense how fast the output voltage is rising at startup, and its current passes through the diode and resistor into the feedback pin to reduce the ramp-up rate and thereby reduce the output overshoot. note that the output is voltage sensed, not the input. there is a time delay when power is dk401 led load cord dk401 driver board ips-dk401 demokit content
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 15 / 18 applied before the chip starts, while the vcc charges up. during this time delay, the output charges up to the input voltage through the bypass diode. the boost function is the one that needs overshoot control, and that occurs after the chip starts, after the delay, and requires sensing the output voltage. compensation network the compensation network has been modified and expanded from earlier versions to have a stable loop in all input/output/dimming conditions. a small capacitor to gr ound c2= 0.015uf is added after r1=24k to get rid of noise spikes and limit the bandwidth of the feedback. this allows the previous c1=0.1uf capacitor to be reduced to c1=0.015uf. there is a complementary rc (c9=1uf and r10=300k) added in parallel to this, to add a-zero to the compensation. transformer/ inductor selection the architecture of the ips401 chip is variable frequency. at low loads, the operating frequency is higher. the design of the inductor used here was based on being above the audio range at a high load, specifically above 25khz at 100 watts. refer to aai?s application note an-ips-04 for more design methodology details. power factor power factor highly depends on input and output capacitors (c3=0.22uf, c7=47uf) that have been sized to achieve the highest power factor. when power factor is not a primary concern and because leds are tolerant to ripple, a lower output capacitor of 1uf can be used. it would possibly require as well to increase c3 to a larger value (1uf is suggested). for some applications, which operate at high temperatures or need the highest reliability, using film capacitors in place of electrolytic caps should be considered. dimming the application presents 2 pins available to connect ex ternal circuitry for controlling dimming. the component choices are suitable for pwm dimming (0 to 5 volts s quare wave). linear dimming requires r16 to be increased to 100k. see page 10 for more details. load options the application can be sized for sourcing 100w but has been presented to only drive three strings of 125 leds in parallel. each string of 125 leds was designed for full independence and parallelization without any impact on the driver section. each led string represents a load of about 12 watts (400 volts times 30 milliamps). to ensure this autonomy, a 16 ohm (r7,r8,r9) resistor provides 0.50 volts to the driver section, representing the reference voltage inside the ips401. a schottky diode (d28,d29,d30) and a 200 ohm resistor (r13,r14,r15) are adapting the driver to multiple loads (configured identically) to be operated in parallel and share the sense line with a type of current-sense-averaging. note : it is not suggested to operate the driver without a properly designed string or set of strings. the overvoltage protection should prevent any severe problems, but it is a high-stress state for the components. transformer specification item part type / note core pq26/20 tdk pc44pq26/20z-12 bobbin bp26/20 tdk bp26/20-1112cp air gap to be adjusted primary inductance3.5mh primary 1 layer 155 +/-5 turns awg#26 (+/-5 turns to fill-up a complete layer) isolation not requested ok to use 3m tape secondary 12 turns awg#30
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 16 / 18 package dimensions plastic dip-8 plastic soic-8
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 17 / 18 ordering information part-number example of marking (note : for production with a new date code, since j anuary 2006, the package type does not appear anymore on package marking) this ordering information is for commercial and industrial st andard in-plug ? controllers only. for cu stom controllers or for military temperature range, c all aai?s sales representative. in-plug ? controller series flyback feedback pfc push-pull led driver controller type flyback: 10 series feedback: 20 series pfc: 100 series push-pull: 200 series automotive: 300 series led driver: 400 series ?h? with hiccup overload protection rohs + pb-free tape and reel tr : tape & reel tu : tube note1 : default or not specified is ? tube ?. note2 : does not appear on package marking. temperature range c : commercial (0, +70c) i : industrial (-40c. +85c) a: automotive (-40c. +125c) note : default or not specified is package type d : dip8 so : soic8 (for production with a new date code, since january 2006, the package type does not appear anymore on package marking) ips xxxh c ? yy ? g-lf - tr non-green package green rohs + pb-free package aai ips15hc yyww aai g-lf ips15hc yyww
in-plug ? ips401 datasheet - rev.11 - universal white led controller with 0.5v current fb voltage ? copyright 2005-2007 - asic advantage, inc. ? all rights reserved - revision 11 ? april 02, 2007 18 / 18 the following is a brief overview of certain terms and conditions of sale of pro duct. for a full and complete copy of all the general terms and conditions of sale, visit our webpage http://www.asicadvantage.com/terms.htm. limited warranty the product is warranted that it will conform to the applicable specifications and be free of defects for one year. buyer is responsible for selection of, use of and results obtained from use of the product. buyer indemnifies and holds asic advantage, inc. harmless for claims arising out of the application of asic advantage, inc.?s products to buyer?s designs. applications described herein or in any catalogs, advertisements or other documents are for illustrative purposes only. critical applications products are not authorized for use in critical applications including aerospace and life support applications. use of products in these applications is fully at the risk of the buyer. critical applications include any system or device whose failure to perform can result in significant injury to the user. lethal voltages lethal voltages could be present in the applications. pl ease comply with all applicable safety regulations. intellectual property rights and proprietary data asic advantage, inc. retains all intellectual property rights in the products. sale of products does not confer on buyer any license to the intellectual property. asic advantage, inc. reserves the right to make changes without notice to the products at any time. buyer agrees not to use or disclose asic advantage inc.?s proprietary information without written consent. trademarks and patents - in-plug ? is a registered trademark of asic advantage, inc. - aai?s modified snubber network is patented under the us patent # 6,233,165. in-plug ? customers are granted a royalty-free licence for its utilization, provision the parts are purchased factory direct or from an authorized agent. protection for custom in-plug ? solutions when aai accepts to design and manufacture in-plug ? products to buyer?s designs or specifications, buyer has certain obligations to provide defense in a suit or proc eeding claiming infringement of a patent, copyright or trademark or for misappropriation of use of any trade secrets or for unfair competition. compliance with laws buyer agrees that at all times it will comply with all applicable federal, state, municipal, and local laws, orders and regulations. buyer agrees to comply with all applicable restrictions on exports and re-exports including obtaining any required u.s. government license, authorization, or approval. buyer shall pay any duties, levies, taxes, brokerage fees, or customs fees imposed on the products. title and delivery all shipments of goods shall be delivered exworks, sunnyvale, ca, u.s.a. title in the goods shall not pass to buyer until asic advantage, inc. has received in full all amounts owed by buyer. latest datasheet updates for the latest datasheet updates, visit our web page: http://www.in-plug.com/datasheets.htm. worldwide representatives to access aai?s list of worldwide representatives , vi sit our web page http://www.in-plug.com/representatives.htm copyrights copyrights and all other proprietary rights in the content re sts with asic advantage inc. (aai) or its licensors. all rights in the content not expressly granted herein are reserved. except as otherwise provided, the content published on this document may be reproduced or distributed in unmodified form for personal non-commercial use only. any other use of the content, including without limitation distri bution, reproduction, modification, display or transmission without the prior written consent of aai is strictly prohibited. all copyright and other proprietary notices shall be retained on all reproductions. asic advantage inc . 1290-b reamwood ave, sunnyvale california 94089, usa tel: (1) 408-541-8686 fax: (1) 408-541-8675 websites: http://www.in-plug.com - http://www.asicadvantage.com

▲Up To Search▲

Price & Availability of IPS401-05I-SO

	To Download IPS401-05I-SO Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .